ABSTRACT We report on nonlinear transport phenomena in an asymmetric Y-transistor. The left branch acting as gate for the channel formed between the stem and the right branch of the Y-transistor is isolated from the branching section via a narrow constriction. The transfer characteristics of the Y-transistor is studied at low temperature in two configurations for which the stem is used either as drain contact or source contact. In the latter configuration, internal feedback coupling allows us to demonstrate subthreshold slopes 30% below the thermodynamic kT-limit for conventional field effect transistors.
I. INTRODUCTION
The miniaturization in silicon transistor technology down to feature sizes in the few 10 nm range has allowed for an ongoing enhancement of the CMOS device performance in terms of speed and switching energy. In the near future, however, the CMOS transistors will face severe problems related to the fabrication and operation of nanoscale transistors [1] . One critical issue is related to the control of the subthreshold current for switching applications in digital electronics [2] . For instance, the downscaling of field effect transistors (FETs) in CMOS technology leads to a reduced control of the current in the channel due to short channel effects. Moreover, the subthreshold slope of standard FETs is fundamentally limited by thermodynamical laws. In fact, the kT-limit sets a lower limit to the sub-threshold slope of S lim = kT/e ln(10) which amounts to a change of the gate voltage of about 60 mV to vary the current in the channel of an FET by one order of magnitude at room temperature [3] . In light of this, the quest for low energy switches has initiated the search for alternative transistor concepts to reduce the subthreshold slope below the thermodynamical kT-limit. Interesting sub-kT device approaches rely on impact ionization in IMOS transistors [4] , [5] or band-to-band tunneling in tunnel FETs [6] - [10] , which are considered as the most promising small subthreshold swing devices [1] . Possible solutions to the kT-limit arise also from nanoelectronic effects such as the self-gating effect in three terminal ballistic junctions [11] - [15] . The self-gating effect is based on a capacitive coupling of the terminals and has been exploited to enhance their switching efficiency and provides an internal feedback mechanism that results in bistable operation of Y-transistors, i.e., gated Y-junctions.
In this letter we report on an alternative concept for sub-kT switching which is based on an asymmetric Y-transistor for which a tunnel barrier is introduced between the branching section and one of the branches acting as gate. In the proposed mode of operation the current between two terminals (source-and drain-contact) of the Y-junction is controlled by voltage shifts at the third terminal (gate-contact) (see Fig. 1(b) ). The operation relies on the capacitive coupling and internal feedback in Y-junctions introduced and studied in Refs. [12] and [14] , which we apply for the first time in a controlled way to improve and comprehensively analyze the device performance of a Y-junction acting as sub-kT transistor. Moreover, we explore two configurations in which either the stem of the Y-junction or one of the branches acts as source contact. In both cases the corresponding gating efficiency is strongly voltage dependent and can be notably enhanced in the second configuration due to the self-gating effect which provides an internal feedback mechanism mediated by the capacitive coupling of the branches. Here, internal feedback results in bistable switching under certain bias configurations at low temperature (4 K). By choosing a suitable working point of the Y-transistor we are able to drive the system from bistable operation with a hysteresis in the transfer characteristics to a regime where the hysteric switching vanishes. The latter is characterized by a subthreshold slope significantly lower than the kT-limit for temperatures below 45 K.
II. TECHNOLOGY
The Y-transistors are based on high quality GaAs/AlGaAs heterostructures with a 2DEG located 80 nm below the sample's surface. High resolution electron beam lithography and wet chemical etching were used to isolate the Y-transistors electrically from large unconstrained regions of the 2DEG with a mobility of 1.1 × 10 6 cm 2 /Vs and an electron density of 3.7 × 10 11 cm −2 at 4.2 K. Fig. 1(a) shows a scanning electron microscope (SEM) image of a Y-transistor which features a pronounced asymmetry of the branches. In contrast to the right branch, the left branch has an intentional constriction with a width of 90 nm close to the branching section. This constriction introduces a potential barrier between the left branch and the branching section which is crucial for the performance of the Y-transistor. In fact, the constriction allows one to suppress leakage currents when controlling the current between the stem and the right branch by voltages applied to the left branch (gate-contact) which is capacitively coupled to the branching section via C g [14] . This gating scheme is schematically shown in Fig. 1(b) and takes advantage of the capacitive coupling (C fb ) between the branches to enhance the switching efficiency by internal feedback. In addition, voltages V g,l and V g,r applied to the side-gates allow us to define the working point of the device.
III. EXPERIMENT
We operate the Y-transistor in source configuration which is possible in two configurations: (1) the current branch (source) is connected to ground while the stem (drain) is connected to the bias voltage (in series with a load resistor R out = 10 M ) (see Fig. 2 (a), inset), or (2) the stem (source) is connected to ground while the bias voltage is applied to the current branch (drain) (see Fig. 2(b) ). In both cases the current in the channel I ch is controlled by the voltage V in applied via the resistor R in = 100 k to the left branch (gate). In this configuration R in can be used to monitor gate leakage currents. Now, in absence of the capacitive coupling of the branches, the two configurations should yield very similar transfer characteristics. However, we expect different behavior for the two configurations due to the capacitive coupling between the branches which introduces internal feedback in configuration 2. We will later address the subthreshold characteristics of the feedback coupled Y-transistor. First of all, let us compare the transfer characteristics of the asymmetric Y-transistor in configuration 1 and 2 which were measured at 4.2 K by immersing the sample into liquid helium. The working-point of the device was defined by V g,l = V g,r = −0.41 V. Fig. 2 shows the corresponding output voltage V out as a function of the input voltage V in for three bias voltages in configuration 1 (panel (a)) and 2 (panel (b)). In Fig. 2(a) a strong increase of the output voltage occurs for all traces at V in ≈ −165 meV as the input voltage is reduced. This inverter like behavior is a clear signature of the capacitive coupling between the left branch and the branching section. Here the capacitive coupling, and as a result also the gate-efficiency, increases with decreasing gate-voltage and leads to the large negative slope of the V out (V in )-dependence. We refer to Ref. [14] for more details on the voltage dependent gate efficiency. At more negative V in electrons from the left branch are injected over the tunnel barrier into to the branching and the stem which results in a reduction of V out . The associated maximum voltage gain g max = dV out /dV in | max was determined for all applied V bias in the range of 40 mV to 240 mV. The maximum voltage gain g max is observed close to V in = −165 mV and depends on the applied bias voltage. g max is plotted in Fig. 3(a) and increases almost linearly from about -10 at V bias = 40 mV up to -75 at the highest bias voltages. Similar behavior, i.e. g max ∝ V bias , has been reported in Ref. [12] for the differential voltage gain of a Y-branch in the absence of a capacitive coupling of the branches.
Quite different transfer characteristics are measured in configuration 2 in the presence of internal feedback due to the capacitive coupling of the drain and gate contact via C fb . As can be seen in Fig. 2(b) bistable switching associated with an abrupt change of the output voltage and a hysteresis appears for the up-and down-sweep of the input voltage at V bias = 220 mV. Here, the occurrence of the hysteresis is associated with the charging and de-charging of the left branch acting as gate, where sweeping back and forth is a time-dependent process which depends on the initial conditions. The latter are different because of the different electrostatics as a result of the different quantum depletion capacitance in the gating branch. In order to estimate the associate capacitance we relate the switching hysteresis V in in Fig. 2(b) to the associated voltage change V out : C fb = Q/ V out . Taking into account that V in is related to a change of the chemical potential in the quasi one-dimensional gate-branch with 2 , where m eff denotes the effective mass, N el the number of induced electrons and L the length of the one dimensional channel. Thus,
This is a typical value for capacitively coupled nanoscale conductors and as such confirms our interpretation of a feedback enhanced device operation. At smaller bias voltages the bistable character is less pronounced. For instance, at V bias = 0.12 V we detect only a small hysteresis and a monotonous change of V out as a function of V in . Moreover, in comparison with configuration 1, leakage from the gate into the drain of the transistor is strongly reduced in this configuration. This is reflected in the voltage plateaus for V in <≈ -165 mV for which V out ∼ = V bias , i.e. I ch ≈ 0. Interestingly, the region where switching occurs shifts to more positive voltages when V bias increases in configuration 2 -a tendency which is not observed in configuration 1. This indicates that the output voltage influences the threshold voltage of the Y-transistor via the capacitive coupling of the branches in configuration 2, in accordance with experimental data reported in Ref. [14] .
In Fig. 3(a) we compare the maximum voltage gain g max achieved in the two configurations. g max has been determined as the mean value of the gain determined from the up-and down-sweep of V in in a bias range for which a monotonous variation of V out was observed. The corresponding values are plotted in Fig. 3 respect to variations of V bias and exceeds the values observed for configuration 1 for V bias >≈ 100 mV. For instance, at a bias voltage of 160 mV the gain is about two times larger for configuration 2 and for still higher V bias pronounced bistable switching occurs. In this case it is not possible to determine the voltage gain because of the abrupt changes of V out which explains that there are no data points present for configuration 2 and V bias > 0.165 mV. We would like to point out that the internal feedback relies on a back-coupling of the output voltage to the gating branch. In configuration 1 the upper channel is essentially at (constant) ground potential. Therefore, voltage swings at the output cannot induce additional charges in the gate branch and C fb is not effective. Both the nonlinear g max vs. V bias dependence and the bistable switching in configuration 2 are clear indications of the internal feedback due to the coupling of the branches [12] , [14] . Here, the enhanced switching features are attributed to a voltage dependent gating efficiency because of the quantum capacitance [16] , [17] of the low dimensional gate contact (left branch) and the back-coupling of the output voltage on the gate contact [14] . The latter leads to an effective reduction of the threshold voltage when the channel gets pinched off and results in a superior sub-threshold performance as will be shown in the following. Within a simple phenomenological approach neglecting the voltage dependence of the gating efficiency and leakage currents from the gate into the channel, we describe the switching behavior of the asymmetric Y-transistor in the presence of internal feedback coupling by taking into account that the output voltage is given by
where G ch denotes the conductance of the channel. The latter depends on the gate voltage V in , and via the capacitive coupling of the branches, also on the output voltage V out and can be described by [14] 
with the maximum conductance of the channel G max , and the gating efficiencies η gate and η feeedback which are related to the switching voltage V s . The working point voltage V wp describes the influence of the side-gates on the conductance of the channel. Solving Eqs. 1 and 2 numerically in a self-consistent way one can determine V out as a function of V in for different gating efficiencies and bias voltages. The dependence of this transfer function on the feedback efficiency is illustrated in Fig. 3(b) for V bias = 0.3 V and η gate /V s = 600 V −1 . It is clearly seen that the internal feedback enhances the switching characteristics in a sense that it leads to a larger voltage gain g max , and increasingly abrupt changes of V out indicate that a transition to a bistable switching takes place for η feedback /V s >≈ 6 V −1 . This further supports our interpretation of the bistable switching characteristics in Fig. 2 (b) in terms of a capacitive coupling of the branches. Moreover, by calculating the maximum voltage gain as a function of the bias voltage for different feedback coupling efficiencies we find good agreement with the experimental data in Fig. 3(a) : while the data associated with configuration 1 can be approximated by η feedback /V s ≈ 0, the nonlinear increase of g max as a function of V bias observed in configuration 2 is in accordance with η feedback /V s ≈ 5 V −1 . We now address the subthreshold behavior of the Y-transistor in configuration 2, i.e., in the presence of internal feedback coupling. For this study, the Y-transistor was operated in a monotonic switching regime below the onset of bistable switching by a proper adjustment of its workingpoint via voltages applied to the side-gates (V g,l = −0.1 V and V g,r = 0.6 V). The subthreshold characteristics of the transistor are plotted in Fig. 4(a) for up-and downsweep of the input voltage and three temperatures (15.0 K, 35.0 K and 47.5 K) and V bias = 0.3 V. The current I ch is well controlled by the input voltage and an on/off-ratio of I ch exceeding 10 4 is observed for the trace associated with T = 15 K. Here the transition between the off-and on-state is characterized by a subthreshold-slope of S = (2.2 ± 0.1) mV/dec which is significantly smaller than the kT-limit of S lim = 3.0 mV/dec and was extracted by a linear fit as indicated by the solid line. We would like to note that for an effective channel width w ≈ 50 nm the on-current density I ch /w amounts to about 0.02 μA/μm which is much lower than 10 2 − 10 3 μA/μm obtained, e.g., for TFETs [10] . The associated high impedance of the structure could lead to issues in terms of high frequency operation and low fan-out. With increasing temperature the on/off-ratio decreases mainly due to an enhanced contribution of leakage currents in the off-state. The larger leakage currents are attributed to thermionic injection of electrons from the gate into the branching section. This interpretation is supported by the fact that the I ch increases when the effective height of the gate barrier becomes smaller at negative gate voltages, i.e. for higher chemical potential in the gate reservoir. Similarly, S increases when the temperature is raised from 15 K to 47.5 K -a tendency which, in principle, is expected taking the well known temperature dependence of S = k B T/e ln(10) into account. A detailed analysis of the subthreshold characteristic of the asymmetric Y-transistor presented in Fig. 4(b) reveals that the highly effective switching properties of the device are reflected in subthreshold slopes below the thermodynamical limit of conventional transistors for T < 45 K when S/S lim < 1. The strong increase of S/S lim for temperatures exceeding 45 K is related to enhanced thermionic emission of electrons from the gate contact into the channel and the related increases of the off-current which has also been reported for tunnel FETs [18] . This detrimental effect could be reduced by introducing a more narrow constriction between the gate contact and the current channel to increase the height of the corresponding tunnel-barrier (see Fig. 1(a) , and the band diagram in Fig. 2(b) of Ref. [14] ). The proposed sub-kT transistor concept could possibly also be adopted to the Si-material system in order to realize even smaller structures and room temperature operation as it has already been shown for a GaAs three terminal junction with strongly reduced channel lengths [15] . In this case no internal feedback coupling was present which could further improve the switching performance of optimized devices, possibly with shorter channels and a smaller angle between the branches to increase the capacitive coupling, in the future.
IV. CONCLUSION
In conclusion, we studied the switching characteristics of an asymmetric Y-transistor. The channel current between the stem and the right branch is controlled by voltages applied to left branch which acts as gate and is isolated from the channel via a tunnel barrier. The voltage gain of the transistor is enhanced by the capacitive coupling of the branches and the related internal feedback mechanism. The effect of this feedback mechanism is proven by reversing the source and drain contact of the transistor which allow one to "switching" on and off the feedback coupling. The associated internal feedback allows for the observation of sub-threshold slopes below the thermodynamical kT-limit for temperatures up to 45 K. We believe that the internal feedback coupling in Y-shaped nanojunctions presents an interesting effect which, despite of existing issues such as high impedance and low temperature operation, could help to overcome the kT-limit in nanoscaled transistors by stimulating alternative device designs beyond current sub-kT transistor strategies.
